Besi Improved Memory Chip Manufacturing with Multiphysics Simulation
Stefan Behler, Besi, Switzerland
As memory chips become smaller and smaller, designers must ensure that the chips stay intact during the manufacturing process. Besi develops equipment and assembly processes for substrate and wafer packaging production in markets such as consumer electronics, automotive, industrial, and solar energy. Stefan Behler, a senior expert process engineer, used multiphysics simulation to explore and optimize a new way of peeling off the tape on a memory chip that results in less deformation of the dies. This new method is now used by semiconductor packaging factories all over the world.
Suggested Stories
Bringing Multiphysics Simulation to Construction Sites
Time, temperature, material selections, weather conditions, and casting technique can all affect the early-age ...
Inspiring Young Engineers to Design for the Future at EPFL
EPFLoop, from the Swiss Federal Institute of Technology Lausanne (EPFL), designed their pod for the 2018 SpaceX ...
The Sweet Side of Simulation Behind the Scenes at Nestlé
To produce chocolate, wafers, cereals, and everything in between, R&D engineers at Nestlé’s Product Technology ...
The Brains of Banknote Processing Systems
Giesecke+Devrient Currency Technology develops sensors for modular, high-performance banknote processing systems that ...
