Besi Improved Memory Chip Manufacturing with Multiphysics Simulation
Stefan Behler, Besi, Switzerland
As memory chips become smaller and smaller, designers must ensure that the chips stay intact during the manufacturing process. Besi develops equipment and assembly processes for substrate and wafer packaging production in markets such as consumer electronics, automotive, industrial, and solar energy. Stefan Behler, a senior expert process engineer, used multiphysics simulation to explore and optimize a new way of peeling off the tape on a memory chip that results in less deformation of the dies. This new method is now used by semiconductor packaging factories all over the world.
Suggested Stories
HPC-Enabled Simulation Aids in the Design of Customized High-Power Electrical Devices
Engineers at Block Transformatoren-Elektronik design custom coiled products, including transformers, power supplies, ...
Innovative Motor Designs for Electric Cars Come to Life
If electric vehicles are to ultimately transcend from niche to mainstream, their motor designs must continually ...
Keynote: Modeling Nanoscale Gas Behavior in Wafer Fabrication Systems
In this keynote talk from the COMSOL Conference 2025 Boston, Hanna Paddubrouskaya of Tokyo Electron US discusses how ...
Analysis and Simulation of Rock Properties
VSG provides high-performance 3D visualization toolkits and software for a number of industries, including materials ...
